[Eecs-news-links] [analog] Job opening(s) at Intel

Batten, Tina tina.batten at oregonstate.edu
Tue Aug 30 08:44:47 PDT 2016

-------- Forwarded Message --------

RE: Hiring?


Mon, 29 Aug 2016 22:42:33 +0000


Omahony, Frank <frank.omahony at intel.com><mailto:frank.omahony at intel.com>


Job Position: Analog Engineer, Intel. TMG/LTD/Advanced Design, Hillsboro, OR
Job Description: Be the first to develop, design and test wireline I/O circuits in Intel's leading-edge technology node. Design PHY circuits covering wireline standards in serial, memory, and legacy high-voltage I/Os and integrate them into Intel's first technology test chips. Use your design and measurement results to guide the next generation of process technology based on requirements for critical wireline interfaces. Work closely with process and product/IP engineers to anticipate interface requirements and use design and test results to accelerate process technology and product development.
Required skills:
- Masters or Ph.D. degree in relevant field
- Excellent analog/mixed-signal design skills including specification, design and validation
- Experience designing and testing analog, clocking and/or wireline I/O blocks
- Ability to analyze and guide layout
- Familiarity with mixed signal design validation
Frank O'Mahony, Intel - TMG Advanced Design
Ronler Acres, Hillsboro, OR
frank.omahony at intel.com<mailto:frank.omahony at intel.com>

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://engr.oregonstate.edu/mailman/archives/public/eecs-news-links/attachments/20160830/7458ab3b/attachment.html>

More information about the Eecs-news-links mailing list